Normal view MARC view ISBD view

Computer architecture : a quantitative approach / John L. Hennessy, David A. Patterson ; with contributions by Andrea C. Arpaci-Dusseau ... [et al.].

By: Hennessy, John L.
Contributor(s): Patterson, David A | Arpaci-Dusseau, Andrea C.
Material type: materialTypeLabelBookCall no.: CPSC QA 2007 630254Publication: New Delhi : Elsevier, 2007Edition: 4th ed.Description: xxvii, 423, [249] p. : ill.Notes: With 1 computer optical disc. Kept in the special collection.; Reprint. Originally published: San Francisco : Morgan Kaufmann, 2007.ISBN: 9788131207260 (pbk. : alk. paper); 8131207269 (pbk. : alk. paper).Subject(s): Computer architecture
Contents:
Chapter 1 Fundamentals of Computer Design -- Chapter 2 Instruction-Level Parallelism and Its Exploitation -- Chapter 3 Limits on Instruction-Level Parallelism -- Chapter 4 Multiprocessors and Thread-Level Parallelism -- Chapter 5 Memory Hierarchy Design -- Chapter 6 Storage Systems -- Appendix A Pipelining: Basic and Intermediate Concepts -- Appendix B Instruction Set Principles and Examples -- Appendix C Review of Memory Hierarchy.
Tags from this library: No tags from this library for this title. Log in to add tags.
    average rating: 0.0 (0 votes)
Item type Current location Collection Call number Status Date due Barcode Item holds Reading lists
Book Book Boonchoo Treethong Library, Lampang Campus
General Stacks
General Books CPSC QA 2007 630254 (See Similar Items) Available 31379014401716

CS 620 ภาคการศึกษาที่ 2

Book Book Boonchoo Treethong Library, Lampang Campus
Circulation Counter
Accompanying Materials CPSC QA 2007 630254 (See Similar Items) Available 31379014401724
Total holds: 0

With 1 computer optical disc. Kept in the special collection.

Reprint. Originally published: San Francisco : Morgan Kaufmann, 2007.

Includes bibliographical references and index.

Chapter 1 Fundamentals of Computer Design -- Chapter 2 Instruction-Level Parallelism and Its Exploitation -- Chapter 3 Limits on Instruction-Level Parallelism -- Chapter 4 Multiprocessors and Thread-Level Parallelism -- Chapter 5 Memory Hierarchy Design -- Chapter 6 Storage Systems -- Appendix A Pipelining: Basic and Intermediate Concepts -- Appendix B Instruction Set Principles and Examples -- Appendix C Review of Memory Hierarchy.

There are no comments for this item.

Click on an image to view it in the image viewer

Open Library:

Thammasat University Library
2 Prachan Road, Phranakorn, Bangkok 10200
Tel: 662 613-3544 (Pridi Banomyong Library, Circulation Desk)
Tel: 662 564-4444 ext. 1305 (Puey Ungphakorn Library (Rangsit Campus), Circulation Desk)